Tag - Software Verification
Friday 14 December 2012
By Mitch on Friday 14 December 2012, 12:35 - Processes
In my last post, I explained the benefits of static analysis. This software verification method is mainly relevant to find bugs in mission critical software. But it fits the need of bug-free software for less critical software as well.
Static analysis can be seen as an achievement in the implementation of software verification methods. Yet, other methods exists that fit very specific purposes.
Continue reading...
Friday 7 December 2012
By Mitch on Friday 7 December 2012, 12:45 - Processes
In my last article, I talked about the most classical methods used to verify software: human testing (driven by test cases or not) and unit tests. I was about to talk about static analysis, that I place at a higher level of complexity in the list of verification methods, but I have to say a bit more about unit tests.
Continue reading...
Friday 30 November 2012
By Mitch on Friday 30 November 2012, 12:06 - Processes
Software verification is easy to define: to demonstrate that software works as it was specified (and without bugs!). But there's not a unique way to do it.
Let's see what methods we have in hands to verify software.
Continue reading...
Friday 16 November 2012
By Mitch on Friday 16 November 2012, 12:34 - Processes
Writing about V&V in two previous posts, I had a lot of comments from people on a well-known social network. They made corrections to my view of V&V and brought their own definitions.
Here is an excerpt of their comments.
Continue reading...
Friday 2 November 2012
By Mitch on Friday 2 November 2012, 14:11 - Processes
Following the article about software verification, let's see what software validation is.
Continue reading...
Friday 26 October 2012
By Mitch on Friday 26 October 2012, 14:09 - Processes
Many people make the confusion between verification and validation. There is no exception for software! I'd even say that the confusion is even worse for standalone software.
Let's see first the definition of verification and validation. I borrowed these definitions from the FDA website:
- Verification is confirming that design output meets the design input requirements,
- Validation is ensuring that the device conforms to defined user needs and intended uses.
OK, this remains theoretical. How to do that with software medical devices?
In this article I focus on verification and will focus on validation in the next article: What is software validation.
Continue reading...